It has been argued that current saturation in graphene field-effect transistors (GFETs) is needed to get the highest possible maximum oscillation frequency (f max ). This paper numerically investigates whether velocity saturation can help to get better current saturation and if that correlates with enhanced f max . For such a purpose, we used a drift-diffusion simulator that includes several factors that influence output conductance, especially at short channel lengths and/or large drain bias: shortchannel electrostatics, saturation velocity, graphene/dielectric interface traps, and self-heating effects. As a testbed for our investigation, we analyzed fabricated GFETs with high extrinsic cutoff frequency f T,x (34 GHz) and f max (37 GHz). Our simulations allow for a microscopic (local) analysis of the channel parameters such as carrier concentration, drift and saturation velocities. For biases far away from the Dirac voltage, where the channel behaves as unipolar, we confirmed that the higher is the drift velocity, as close as possible to the saturation velocity, the greater f max is. However, the largest f max is recorded at biases near the crossover between unipolar and bipolar behavior, where it does not hold that the highest drift velocity maximizes f max . In fact, the position and magnitude of the largest f max depend on the complex interplay between the carrier concentration and total velocity which, in turn, are impacted by the self-heating. Importantly, this effect was found to severely limit radiofrequency performance, reducing the maximum f max from ~60 to ~40 GHz.
Introduction
The development of new-generation radio-frequency (RF) electronics enables extending the range of advanced applications within the areas of communication, security imaging, quality control, medicine etc. [1] . For the sustainable development, new materials with enhanced electronic properties are required. Graphene is considered as a promising channel material for RF field-effect transistors due to its intrinsically high charge carrier mobility (up to 2×10 5 cm 2 V −1 s −1 ) and saturation velocity (4×10 7 cm s −1 ) [2] [3] [4] [5] [6] . However, RF performance of the graphene field-effect transistors (GFETs) was limited until recently by several factors, for example, a relatively high drain conductance due to zero bandgap, a high graphene/metal contact resistance and the extrinsic carrier scattering by charged defects [7] [8] [9] [10] [11] . Continuous efforts in the study of GFETs have resulted in an important improvement of the RF figures of merit: the extrinsic cutoff (transit) frequency (f T,x ) and maximum frequency of oscillation (f max ) [12] [13] [14] [15] [16] [17] . This enhancement has been enabled, in particular, by the use of GFET models, which have allowed for clarifying and overcoming RF performance limitations [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] . Recently, state-of-the-art values of f T,x = 34 GHz and f max = 37 GHz for GFETs with chemical vapor deposited graphene and a gate length (L g ) of 500 nm were reported by some of us [28] . These values of f T,x and f max surpassed those of the best Si MOSFETs with similar gate lengths [29] . The achievement has been obtained by a combination of different improvements of the GFET design and fabrication process that have resulted in high saturation velocity, low contact resistance, and reduced extrinsic pad capacitances.
A question that remains to be answered is whether operating the GFET in a saturation velocity regime actually helps to get the highest f max . The resolution to this problem needs a simulation tool that considers the factors that affect the current saturation, namely, short-channel effects, velocity saturation effects, and self-heating effects (SHE). Our preliminary analysis indicated that these effects can be significant when a GFET works at relatively high drain fields, above 1 V µm -1 . In previous works, a self-consistent simulator that accounted for short-channel and velocity saturation effects was developed to investigate the RF performance and scalability of GFETs [24, 25] . The present work updates that simulator by including the SHE and then applies it with two purposes: to study the DC and RF performance of the prototype 500-nm GFET presented in [28] and to explore whether there is still room for f max improvement by exploiting the saturation velocity regime.
To investigate GFET performance, we follow an approach that consists firstly in solving the driftdiffusion equation self-consistently with the two-dimensional Poisson's equation to get the DC characteristics [24] . This set of equations is, in turn, coupled with the heat transfer equation that models the SHE. Then RF performance is obtained from a quasi-static small-signal model, whose parameters are extracted from linearization of the DC simulations [25] . Such a methodology is thoroughly described in Section 2. The combined analysis of DC and RF simulations allows us to assess the influence of graphene electrical properties as the saturation velocity and low-field mobility, and other limiting factors as, for instance, the contact resistance, the interface traps and extrinsic capacitances. Thereby, we have obtained insights on the mechanisms defining the DC and RF performance of GFETs, which are discussed in Section 3. Particularly, we have addressed the question whether velocity saturation can help to get better current saturation and if that correlates with enhanced f max . Finally, the conclusions are drawn in Section 4.
Methods

1. Device structure and description of the self-consistent simulator
To investigate the bias dependence of RF performance and its relation with current saturation, we have numerically investigated the prototype GFET with high extrinsic f T,x and f max described in [28] . Figure 1 shows the GFET scanning electron microscope (SEM) image of the device and a schematic view of one of the two fingers. The GFET gate length and total gate width were L g = 500 nm and W g = 2 × 15 µm, respectively. The length of each ungated region of the channel was L ung = 100 nm. The graphene layer was encapsulated between insulating layers of Al 2 O 3 and SiO 2 with thicknesses of t t = 22 nm and t b = 1 µm, respectively. The relatively thick SiO 2 allows for reduction of the parasitic pad capacitances [28] . High-resisitivy (larger than 10 k cm) silicon was used as substrate with the aim of minimizing the substrate-related microwave loss in the GFET contact pads and transmission lines of the prospective devices [30] . Details on the GFET fabrication are included in section S1 of the supplementary information.
The GFET was simulated using the method described in [24, 25] , which consists in solving selfconsistently 2D Poisson's equation and 1D drift-diffusion transport equation. The dashed rectangle in figure 1(b) encloses the active area of the transistor and corresponds to the domain where the Poisson's equation is solved. The simulator obtains the stationary distributions of graphene electrical parameters along the channel as a function of the voltages applied to the gate-source and drainsource terminals (V gs and V ds , respectively). Specifically, it is possible to get the local parameters such as the charge carrier concentration for both electrons (n) and holes (p), the carrier field-dependent mobility (µ), the separate currents and carrier velocities driven by both drift (v drift ) and diffusion mechanisms (v diff ), the Dirac en ergy (E D =-qψ) and the quasi-fermi energy (E F =-qV). The details of the simulator and the different carrier velocity definitions used in this work can be found in sections S2 and S3, respectively, of the supplementary information. Key parameters as the flatband voltage (V gs0 ), the residual charge carrier concentration (ρ 0 ), the low-field mobility (µ LF ), and the contact resistance (R c ) were extracted from measured low-V ds transfer curves (I ds -V gs ) with holding time of 1 s at each bias point (see section S4 of the supplementary information). After that, we fitted the measured output characteristics (I ds -V ds ), which were obtained upon application of a holding time of 30 s per measured point. That time is long enough for the trapping/de-trapping processes to stabilize at high fields [31] . The fitting parameters are the interface trap density (N it ), the energy of optical phonons (ℏΩ), whose emission limits carrier drift velocity, and the thermal resistance (R th ). The latter will be discussed below. The model for the saturation velocity v sat is given by [32] :
where T is the temperature, and ρ sh (y) = n(y) + p(y) is the local carrier concentration at the position y in the channel. The phonon occupation N OP depends on temperature as:
Eqs. (1) and (2) show that saturation velocity strongly depends on carrier concentration. Moreover, an increase in temperature slightly decreases v sat . These dependencies can be seen in figure 2 , where v sat has been represented for typical values of carrier concentration at several temperatures. We have used the following equation to model the field-dependent mobility µ(y) as a function of the local electric field and saturation velocity, and thereby, also on ρ sh (y) and T:
Here, a value of 1 has been used for the parameter γ, consistently with numerical studies of electronic transport in single layer graphene relying on Monte Carlo simulations [33] .
Unlike our previous works, we have included the SHE in the self-consistent loop of the GFET simulator. This means that we assume that the temperature of the GFET rises because the heat dissipated in graphene by the Joule effect finds difficulty to spread out of the device through the surrounding layers. By using the simple equivalent thermal circuit of figure 3(a) to describe the SHE, the temperature of the graphene channel can be expressed as: dis (4) where T 0 = 300 K is the temperature of the heat sink, assumed to be the substrate, and P dis is the dissipated power in the GFET, which takes the following form: dis | ds ′ ds | (5) where V' ds = V ds -I ds R c is the intrinsic drain-to-source voltage. This model considers an average temperature for the whole graphene sheet, so it neglects any local temperature deviation.
Using the values for mobility and carrier concentration obtained in this study we estimate the mean free path (MFP) by the semiclassical model described in [6] in the 10-100 nm range. Since the MFP is much shorter than the source-to-drain length (L g + 2L ung ), it is confirmed that the drift-diffusion transport mechanism is appropriate for describing the electronic transport in the examined GFET.
Small-signal model of the GFET and derived RF performance
For the analysis of the RF performance, we consider the GFET as a two-port network in commonsource configuration as depicted in figure 3 (b). The device is connected to source and load admittances and is characterized by its extrinsic admittance matrix Y. This matrix is calculated in two steps. First, the intrinsic admittance matrix Y' is determined by the intrinsic small-signal equivalent circuit model of figure 3(c) assuming quasi-static operation [34] . Then the extrinsic Y matrix is obtained embedding the intrinsic GFET in a simplified extrinsic circuit of lumped elements, which consists of parasitic resistances at each of the three terminals and parasitic capacitances at both the input and the output ports, as shown in figure 3(d). Since t b >> t t , the back-gate capacitance is much smaller than the top-gate capacitance, so we can neglect the influence of the substrate capacitance in Y'. Tunneling currents through any of the dielectrics are also neglected.
Transconductance g m and output conductance g sd can be obtained from the derivatives of I ds respect to the intrinsic bias voltages V' gs = V gs -I ds R c /2 and V' ds , respectively. Then, the small-signal capacitances are determined from the charges associated to each of the terminals (Q i , with i = s, d or g). They have been defined assuming a charge conserving Ward-Dutton's linear charge partition scheme [34] . The transcapacitances C gs , C gd , C sd , C dg are obtained as the derivative of charge at terminal i with respect to the intrinsic voltage at terminal j, C ij = -dQ i /dV' j . For the calculation of the small-signal parameters, we assume that the temperature is constant at a given bias point. A full description of the small-signal parameter calculation can be found in section S5 of the supplementary information. Finally, the RF figures of merit f T,x and f max are extracted from the current gain and unilateral power gain that result from the Y matrix [35] . Table 1 . Optimized parameters fitted from current-voltage characteristics.
Parameter
Optimized
Results and discussions
First, we reproduced the experimental DC characteristics following the methodology described in Section 2.1. Figure 4 (a) shows the measured output characteristics of the GFET and their comparison with the simulations, where the parameters used are presented in Table 1 . The estimated N it was found to be lower than 10 12 eV -1 cm -2 , a value below which the influence of interface traps is negligible, as shown in section S6 of the supplementary information. The best fitting value of the R c is 11 Ω, which includes the metal/graphene contact resistance at both drain and source together with the access resistances of the ungated graphene regions. Thus, the width specific contact resistivity results in R c •W g /2 = 165 Ω µm. The width specific metal/graphene contact resistivity of approximately 90 Ω µm, evaluated applying the drain resistance model to the transfer characteristic, agrees with the value of 95 Ω µm obtained by transfer length measurements (which exclude access resistance). From the fitting done in figure 4 (a), we obtained a value of 2.7•10 4 K W -1 for the R th shown in figure 3(a), which agrees with the order of magnitude of calculations based on the model by Pop et al. [22, 32] , of around 3 -4•10 4 K W -1 . Our simulator also allowed us to calculate GFET temperature as a function of the bias, shown in figure 4(b), and ranging between 300 and 1000 K.
Next, we have benchmarked the small-signal model against the experimental Y-parameters. Figure 5 shows the measured Y-parameters in the 1-50 GHz range at V ds =-1.1 V and V gs = 0.5 V, which correspond to the bias with the highest measured f T,x =34 GHz and f max =37 GHz. The four elements of -
the complex admittance matrix are compared against calculations obtained using the equivalent circuit of figure 3(d) . The intrinsic Y' was directly extracted from the quasi-static small-signal model given in figure 3 (c), while the values of gate series resistance R g , the parasitic capacitances C pgs and C pds were optimized to fit the measured Y-parameters. Both series resistances at drain and source, R d and R s , were assumed to be R c /2. In addition to the good agreement between simulated and measured Y-parameters in the whole range of examined frequencies, figure 6 shows that the extracted values of C pgs and C pds , presented in Table 2 , are similar to the ones measured from an open GFET structure (i.e. without the graphene layer), which confirms the validity of our approach. Capacitance (fF)
Using the parasitic elements found in the previous step, we analyzed the bias dependence of f T,x and f max . The results are compared with measurements in figure 7 , showing similar trends. A more detailed insight on the bias dependence of RF performance can be obtained from the map of f max shown in figure 8 (a). A total of four maxima with f max of ~40 GHz are observed and labelled as A, B, C, and D, where A and C maxima occur at positive drain bias while B and D maxima at negative drain bias. Note that when gate voltage is equal to the Dirac voltage (i. e. V gs = V D ≈ V gs0 + V ds /2), transconductance g m changes its sign, which makes f max  0. On top of that, for a given drain bias polarity, e. g. negative, the B maximum is located at V gs < V D , which corresponds to a unipolar p-channel with the pinch-off close to the drain side, while at V gs > V D , the D maximum corresponds to a unipolar n-channel with pinch-off close to the source side (see carrier distributions shown in figure 9 ). Those maxima A, B, C and D are located at biases where there is a drop in the total carrier concentration close to the source or to the drain edges. It has been argued that the highest f max needs current saturation in GFETs. To get the desired current saturation, it has been proposed that GFET operation close to the carrier velocity saturation regime is helpful. Here we critically review this idea by comparison of the bias-dependent f max and g m maps plotted in figures 8(a) and 9(c), respectively. First observation is that the bias location of the four f max maxima roughly coincide with the |g m | maxima. For a deeper insight in figure 8(a) , we analyzed f max evolution at two different constant V gs , the first at V gs = 1.1 V passing through the maximum B (dashed blue line), and the second at V gs = -1.0 V (dashed green line) passing far away from the maximum B. figure 8 (c). The bias point B and the bias corresponding to the maximum of |g m | slightly differ because f max depends in a complex way not only on g m , but on g sd , the transcapacitances and the parasitic elements [36] . On the other hand, f max is not the highest possible when the GFET is operated far away from Dirac voltage, and this can be explained by the degraded g m and g sd , as shown in figures 8(c) and 8(d), respectively. The degradation of g m and g sd at bias E respect to the bias B is caused, in turn, by a decrease in the drift velocity because of the larger carrier concentration. The bias that maximizes RF performance is thus the result of a complex interplay between carrier concentration and carrier velocity in graphene, where self-heating plays a significant role.
A local analysis of the carrier velocities along the channel at both biases E ( figure 10) and B ( figure 11 ) reveals more details on the central question of this paper, namely, if velocity saturation is needed for the highest f max . As there are two transport mechanisms at play (drift and diffusion), we have introduced in S3 of the supplementary information, as a matter of convenience, the definitions of drift, diffusion and total velocities that can be directly compared with the saturation velocity. At the E bias, where the channel is unipolar p-type, figure 10 (b) shows that v drift dominates over v diff and is roughly 50% of v sat . The ratio v drift /v sat could be increased up to 100 % with a higher drain bias; for instance, it is 64% for V ds =-1.2 V, according to figure 8(e). However, at the B point, where the pinchoff is near the drain side, diffusion contribution is much higher with v diff /v drift around 40% near the drain, being v drift /v sat  45 %, as can be seen in figure 11(a) . Therefore, our results do not support that operating in the regime of velocity saturation results in the highest f max . To assess the impact of SHE, we have shown in figure 4(a) how SHE affects drain current, after switching it on and off in the simulations. It can be observed that current saturation is a result of selfheating, which is triggered at |V ds | > 0.6 V. Additionally, figures 7, 8 and 11 also show the SHE impact on the different parameters of the GFET. At biases near maximum values of f max , SHE are prominent and graphene temperature reaches  700 K. Importantly, the value of f max can be degraded from 60 to 40 GHz mainly due to a decrease in v drift , which reduces g m from 0.4 to 0.3 mS µm -1 despite the larger v drift /v sat ratio. This way, it can be concluded that high temperatures limit the RF performance of GFETs. More details on the effect of SHE on RF performance can be found in section S7 of the supplementary information. 
Conclusions
In this work we analyzed the influence of carrier velocity saturation on the RF performance by means of a drift-diffusion self-consistent GFET simulator. The model includes a number of effects defining the current saturation, namely, the two-dimensional electrostatics, saturation velocity effects, and self-heating effects, which are especially relevant at short channels and/or large drain bias. First, we optimized the model parameters to fit the experimental DC characteristics of a prototype GFET. Then, the measured Y parameters were reproduced by fitting the values of the parasitic capacitances and the gate series resistance and simulated GFET small-signal equivalent circuit. We simulated the bias dependence of the measured RF figures of merit and we discussed the role played by saturation velocity in defining the highest f max . For biases far from the Dirac voltage, where the channel is unipolar, a higher drift velocity results in a larger f max . However, the largest f max are located at biases close to the onset of bipolar conduction. In that scenario the pinch-off point is close to the source or drain edge and drift velocity there is no longer saturated. This is caused by the combined effects of carrier concentration and total velocity, which are interdependent in a complex way. Notably, we found a significant degradation of f max at high drain bias because of the self-heating. Based on these results, further optimization of the GFET design for applications in advanced RF electronics can be done by selecting the appropriate bias and reducing the effects of self-heating.
S1. Fabrication and characterization of GFETs
The two-finger gate GFET analyzed in this work was fabricated as described in [1] . The 
S2. Self-consistent simulator including self-heating effect
Here we explain the fundamentals of the self-consistent simulator used to calculate the behavior of GFETs with a structure as depicted in figure 1(b) of the main text. More details of the simulator can be found thoroughly described in [5] . Figure   S1 shows the two-dimensional domain where this equation is solved, where x is the position along the axis that goes from back to top gate electrodes. Assuming that the GFET width W g (in the z direction) is large as compared with the other dimensions of the device, the Poisson's equation can be written as follows:
where ε 0 is the vacuum dielectric constant, and ε r (x,y) is the relative dielectric constant, which is equal to ε t and ε b inside the top and back dielectrics, respectively, and ε G in the graphene. From figure S1, the parameters t t and t b correspond to the top and back insulator thicknesses, respectively. The charge density ρ free (x,y) is zero inside both dielectrics so its only contribution corresponds to σ(y) inside graphene. When solving the Poisson's equation, the electrostatic potential on the top gate is set to V' gs -V gs0 and the back gate to V' bs -V bs0 , where V gs0 and V bs0 are the flatband voltages. Homogeneous
Neumann's conditions are applied to the other two boundaries of the dielectrics to ensure charge neutrality.
The drift-diffusion equation for the drain current I ds reads as follows:
where µ(y) is the field-dependent mobility, assumed to be equal for electrons and holes, and V(y) is the quasi-Fermi potential in the graphene. The boundary conditions make V(y) equal to zero at y = 0 and equal to V' ds at y = L g . Electron and holes share the same quasi-Fermi level due to a very short recombination time of carriers in graphene, of around 10 -100 ns [6, 7] .
In this work we have included the effect of self-heating when calculating charges and current at a certain DC bias. This means that the temperature of the GFET rises due to the heat dissipated by the current flow along the graphene channel and is not properly removed from the device because of the thermal resistance of the surrounding layers. We thus solve self-consistently the previous two where T 0 = 300 K is the temperature of the heat sink, assumed to be the substrate, and P dis is the dissipated power in the GFET. In this work, the value of thermal resistance R th has been considered as a fitting parameter to reproduce the experimental current-voltage curves. P dis takes the form:
From both the electrostatic and quasi-Fermi potentials, the carrier concentrations are calculated using the linear dispersion relation of graphene, and thus accounting for its quantum capacitance:
it it 0,
We have added the contribution of graphene puddles ρ 0 to the carrier concentrations [8] . Here, k is the Boltzmann constant, T is the temperature, N it is the density of defects, which is assumed to be constant, and N G is the effective density of states of graphene, 
where γ is a parameter of the model describing the softness of the crossover between lowfield and high-field mobilities, and µ LF refers to the low-field carrier mobility.
Saturation velocity v sat is related to optical phonon emission energy ℏΩ, the carrier concentration and the temperature by the following equation: Table S1 for the material properties and dimensions of the GFET, which correspond to the fabricated GFET described in the main text. 
Parameter Value
t t 22 nm t b 1 µ m ε t 7 . 5 ε 0 ε b 3 . 9 ε 0 t G 3 . 3 ε 0 L g 500 nm W g 2×15 µm
S3. Definition of diffusion velocity and total velocity
In the drift-diffusion current given by Eq. (S2), we can define the total carrier velocity, v tot, as the ratio between I ds and the total carrier concentration, so:
We can now separate the current into its drift and diffusion contributions. Particularly, the drift current can be expressed in terms of the drift velocity, v drift , which is proportional to the electric field ξ(y) which, in turn, can be written in terms of the (negative) gradient of the electrostatic potential ψ(y):
Now we can define a diffusion velocity, v diff , related with the diffusion mechanism transport, as the difference between v tot and v drift . Figure S2 shows the experimental transfer characteristic of the GFET (symbols). A fitting of the hole branch at low V ds (represented by solid line) has been gotten by using a flatband voltage V gs0 = 2.19 V, puddle concentration ρ 0 = 2.93·10 11 cm -2 , low-field mobility µ LF = 1970 cm 2 V -1 s -1 , and contact resistance R c = 11 Ω. The asymmetry can be explained by the difference in mobilities of electrons and holes and/or the difference in contact resistances due to the formation of the p-n junction in an ungated region.
S4. Transfer characteristics
Figure S2
Measured and simulated transfer curves for the GFET described in the main text. 
S5. Small-signal parameters determination
This section explains how the small-signal matrix Y(ω) of the GFET is obtained from the stationary model explained in section S2. We consider here the two-port network in common-source configuration represented in figure 3 (a) of the main text and we assume that the back gate has a negligible influence over the graphene charge given that the back gate capacitance is much smaller than the top gate capacitance. The charge at the gate, source and drain terminals (Q g , Q s and Q d , respectively) can be obtained after the evaluation of the charge carrier distribution q[p(y) -n(y)]. Upon application of a Ward-Dutton's linear charge partition scheme as the charge control model [9] , the terminal charges read as: d g g (S16a) s g 1 g (S16b) g g g (S16c)
Notice that the total charge in the device is zero, so the model is charge-conserving. From the charge model described above, the intrinsic capacitances of the equivalent circuit shown in figure 3( 
To complete the small-signal model, the transconductance g m and output conductance g sd need to be evaluated:
(S18a) (S18b
)
As can be deduced from the diagram depicted in figure 3(b) , the intrinsic admittance matrix then takes the form:
We must include the influence of the parasitic series resistances R g , R s and R d (where R g is the series resistance at the gate) and parasitic capacitances at the input C pgs and output C pds of the two-port network, as can be observed in figure 3 (c) of the main text, to obtain the extrinsic admittance matrix Y(ω). Then, we define the series resistance matrix Z c and the parasitic capacitance matrix C p as:
The extrinsic admittance matrix is calculated from the intrinsic one adding the effect of series resistances and parasitic capacitances as follows:
S6. Effect of interface trap density
In this section we have analyzed the effect of the interface trap density on the DC and RF behavior. We have simulated the GFET with the parameters given in Table 1 of the main text with N it = 0, 10 12 and 10 13 eV -1 cm -2 . Figure S3 shows that the current-voltage curves simulated with N it = 10 12 eV -1 cm -2 do not differ significantly from the case without traps. The situation strongly changes for N it = 10 13 eV -1 cm -2 , where the high amount of charged defects clearly makes the carrier concentration at a given bias to decrease, which reduces the mobile charge and, thus, the total drain current. However, the highest possible f T,x and f max that can be achieved considering any of the three examined N it are quite similar. Figure S4 presents the RF figures of merit as a function of the bias point, using the values of the parasitic elements of Table 2 in the main text. The maxima of f T,x and f max reach approximately 25 and 40 GHz independently of N it although they are located at different biases: as the density of defects grows, maxima move off from the Dirac voltage.
It can thus be concluded that, in our model, N it up to a level of 10 12 eV -1 cm -2 , does not influence the best RF performance of the GFET but it affects the bias that optimize them.
Notice that charged traps are assumed here to not change with the rapid variations of the small-signal voltage [10] . That is, the mean time of trapping and detrapping charges are larger than the period of the RF signal. In case that charged defects were affected by the small-signal voltage, RF performance would decrease considerably.
Figure S3
Influence of interface trap density on the (a) transfer and (b) output curves.
Solid lines correspond to N it = 0 eV -1 cm -2 ; dashed lines to N it = 10 12 eV -1 cm -2 ; and dotted lines to N it = 10 13 eV -1 cm -2 . 
S7. Effect of self-heating on f max
We have compared the largest f max that can be achieved with and without accounting the self-heating phenomena. The latter assumes that the thermal resistance is null, so graphene channel remains at room temperature. Figure S5 shows the bias dependence of f max in both cases, showing that self-heating severely limit RF performance of GFETs.
Specifically, f max over 60 GHz can be reached for the studied bias window considering that the device operates at room temperature. 
